Abstract-Electromigration (EM) is a growing reliability concern in sub-22nm technology. Design teams must apply guard bands to meet EM lifetime requirements, at the cost of performance and power. However, EM lifetime analysis cannot ignore front-end reliability mechanisms such as bias temperature instability (BTl). Although the gate delay degradation due to BTl can be compensated by adaptive voltage scaling (AVS), any elevated supply voltage will accelerate EM degradation and reduce lifetime. Since the degradation of BTl is front-loaded, AVS can increase electrical stress on metal wires relatively early during Ie lifetime, which can significantly decrease electromigration reliability. In this paper, we study the "chicken-egg" interlock among BTl, AVS and EM and quantify timing and power costs of meeting EM lifetime requirements with full consideration of BTl and AVS mechanisms. By applying existing statistical and physical EM models, we demonstrate that without such considerations, the inaccuracy (reduction) of EM lifetime due to improper guard band against BTl at signoff can be as high as 30% in a 28nm FDSOI foundry technology. Furthermore, we provide signoff guidelines which suggest that the lifetime penalty can be compensated by paying a penalty of up to 1.6% in area and 6% in power. We also demonstrate that suboptimal choice of voltage step size and scheduling strategy can result in up to 1.5 years of decreased EM lifetime.
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I. INTRODUCTION
Reliability signoff is critical in modern sub-22nm technology nodes to guarantee that an IC product operates at a minimum acceptable performance through out its lifetime [14] . Recently, the most important reliability mechanisms for IC design teams are bias temperature instability (BTl) and electromigration (EM) [14] [30] [31] . BTl degrades chip performance by slowing down device switching speeds in critical paths. EM can increase wire resistance, which can cause voltage drop resulting in device slowdown; it can also cause permanent failures in circuits due to shorts or opens. To meet performance requirements, design teams overcome performance degradation due to BTl by applying adaptive Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. voltage scaling (AVS) [8] . To meet lifetime requirements, design teams overcome mean time to failure (MTTF) with respect to EM-induced interconnect voids and shorts by applying design guardbands [19] [l3] [24] [21]. Sometimes, design teams can try to make interconnects 'immortal' by limiting segment lengths to be less than or equal to the Blech length [7] . However, recent analysis shows that immortality is not guaranteed under all operating conditions [21] . The authors of [21] demonstrate that under long-time electrical stress, all power and ground interconnects suffer from EM degradation which results in larger wire resistances and can cause supply voltage drop (IR drop). IR drop can result in delay degradation and timing failures.
Even as modern designs use AVS to compensate the delay degradation, the higher supply voltages can accelerate EM failures [14] . Hence, design teams are forced to use larger margins to guardband against delay degradation, that is, sign off at either a lesser lifetime or lesser performance. This dilemma induces a "chicken-and-egg" loop in the signoff flow as shown in Figure 1 . To our best understanding, the interaction between BTl-induced AVS and EM in the context of this chicken-and-egg loop has not been studied in previous works. This motivates us to study EM-aware signoff for systems that use AVS. In this work, we study the effects of EM on both signal and power/ground interconnects using recent models [21] . We quantify impact on circuit performance, power and lifetime in a system that uses AVS. We empirically demonstrate that EM-awareness can change power and area tradeoffs when designers choose corners for AVS signoff. Furthermore, [28] [38] [36] . As technology advances, more physical design factors such as temperature [10], process variation [24] , and growing dominance of BTl and AVS must be considered in order to achieve accurate EM evaluation and signoff. (c) Physical design approaches for EM-durable circuits. In this category, we include wire-sizing and wire segmentation methods for the design of EM-durable circuits. Adler et al. [ [23] focus on the interactions between behaviors of AVS and BTl while ignoring EM degradation. Recently, Chan et al. [8] study sign off strategies that consider interactions between AVS and BTl, but do not consider EM in their work.
Our work falls at the intersection of categories (b) and (c), building on that of [8] . We consider EM signoff strategies in the presence of BTl and AVS, and we investigate approaches to the design of EM-durable circuits. To the best of our knowledge, we are the first to address the three-way interactions between EM, BTl and AVS, and to demonstrate that these interactions are significant at 28nm and beyond.
III. IMPLIC ATIONS OF A RECENT STATISTICAL EM

MODEL
We now study the implications of a recent statistical EM model [21] on system performance. The model is a function of wire geometry, electric field due to the supply voltage VDD, and ambient temperature, and estimates degradation due to increased resistance on wires. We first verify correctness of the model in a 28nm foundry FDSOI technology and then quantify the delay impact due to EM on AVS systems. In our evaluations in Section IV, we use both the statistical as well as the traditional lifetime model using Black's Equation [6] .
A. Characterization of EM Model
In previous works, such as [4] and [11] , circuit measurements and empirical models demonstrate that the failure of wires due to EM has two stages. In the first stage (nucleation), height of void is less than the thickness of copper layer, so the wire resistance does not change significantly. Once the void occupies the whole cross-section of the wire, the degradation enters the second stage (growth) and the resistance of the wire suddenly jumps since the liner layer (tantalum), which has relatively higher resistance than copper, below the copper layer becomes the only conducting path in the void region. The jump in resistance occurs when the void height reaches the thickness of the copper layer. After this, the resistance increases linearly and finally causes defects in the wire. We model the time to reach the growth stage and the corresponding void lengths as random variables. We then apply the model in [21] to evaluate the impact of EM on circuit performance.
We use similar EM parameters as in [21] and apply the model to a 28nm technology BEOL process with W = 100nm (2X minimum width to avoid pessimism) and L = 150,um. Table I summarizes all the parameters that we use, as confirmed with [22] . The simulation results of M due to EM are shown in Figure 2 . When the current density is 
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Resistivity of Tantalum liner wires. When the current density is high (0.lMA/cm2), the process of nucleation is fast, and the resistivity increases rapidly and results in significant delay degradation. When the current density is in between the low and high values (0.05MA/cm2), nucleation starts later than, but degrades at a similar rate as, when the current density is O.lMA / cm2.
B. Impact of EM-Ind uced Performanc e Degradation in AVS Syst ems
We now assess the impact of EM degradation on wires for logic and clock signals and for power and ground distribution.
Impact on EM stress on signal wires. To evaluate the impact of EM-induced resistance increase (M) from its initial resistance Ro on circuits, we use Synopsys HSPICE to simulate a 30-stage chain of buffers in a 28nm FDSOI foundry technology library. In Figure 3 , we simulate delay of the buffer chain ! due to increase in resistance because of EM. We vary resistance from the nominal resistance of the I To consider the worst-case loading, we set the nominal buffer size to 8x the minimum-sized buffer from the 28nm FDSOI library. wire 2 to 556% of the nominal resistance. We use multiple fanout-of-four (F04) capacitive loadings, that is, we multiply the F04 capacitive load by factors {l.0 x, l.6 x, 2.1 x } . EM stress slows down circuit performance by increasing stage delay and by decreasing drive current due to increased output transition times. Gate = 8X
*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*- We also study the impact of different gate sizes other than the 8 x of the minimum-sized buffer to evaluate the impact of M after gate sizing. For the delay shown in Figure 4 , we observe that larger gates do not necessarily help to reduce the impact of M. The possible reason is that the drive current of larger gates cannot compensate the increase in gate capacitance from the next stage. As we size up all the cells at the same time, so the capacitive load due to large input capacitances of large-sized gates also increase. The experiments above indicate that for typical signal wires, the model from [21] estimates that delay increases by rv8% through cell chains with buffers smaller than 4x the minimum-sized buffer, when the wire resistance increases to high values (rv 146%). According to our evaluation in Figure 2 , this is equivalent to lO years' degradation when the current density is O.lMA / cm 2 .
2 We assume the nominal wire resistance to be 600Q, which is extracted from 28nm BEOL technology with L = 150,um and W = 50nm.
Impact of EM stress on IR drop on power and ground mesh. We use the circuit shown in Figure 5 to study the IR drop impact of EM stress on power and ground mesh. We define the supply voltage used by the core logic as Voo and the voltage applied on the power and ground mesh (PIG mesh) and power ring by the regulator as Vregulalor.
When the resistance of the PIG mesh (Rpc) increases due to EM, the power consumed by the mesh increases when the drive current remains the same so as to achieve the same performance. However, the degradation of PIG mesh depends on scheduling of the supply voltage to compensate IR drop and BTl effects. Since different guardbands for BTl at signoff can change the behavior of voltage scheduling, the impact of EM on PIG mesh also changes with different guardbands. [32] . We report core power (defined as the power consumed by the design other than PIG mesh) as well as the PIG power. We account for EM stress and perform AVS simulations in 3 lmplementation #4 has no BTl degradation in the signoff libraries, so VBTI is not applicable.
Matlab [29] and calculate the core power by interpolating power simulation results obtained from PrimeTime.
We calculate the PIG mesh power by obtaining the initial Rpc = 2Q from 2Snm FDSOI BEOL foundry technology library, and the increase of wire resistance is modeled using the statistical EM model in [21] . We obtain the average current on the PIG mesh to be 10rnA from our SP&R implementation and power simulations of the design AES. The calculated PIG power with the above assumptions are shown in Figure 6 . When there is EM stress, the statistical model predicts a rv 1 % power increase due to worst-case BTl degradation (Implementation #2). In summary, our experimental results with the statistical model in [21] indicate that it is optimistic with respect to the amount of EM degradation, leading to smaller estimated delay and power penalties. Therefore, we use both this model as well as Black's Equation in our further studies. 
IV. EXPERIMENTAL SETUP AND RESULTS
Our studies in Section III-B indicate that cell chains with buffers or inverters of different sizes have different behaviors due to EM stress. This relationship between gate sizes and EM vulnerability can lead circuit designers to change the wire and gate widths to build more reliable circuits when both EM and BTl can degrade the circuits.
In this section, we report experiments aimed at quantifying design costs in terms of power, lifetime and area of the implemented circuits. Total power changes with voltage scheduling due to AVS as well as due to effects of both EM and BTl, We use the following steps to implement our test circuits and evaluate design costs.
(1) We use Synopsys SiliconSmart v2013. 06-SPl [35] to re-characterize the 2Snm FDSOI library at different supply voltage Voo and �Yth to obtain the impact of BTl on delay, dynamic power, and leakage power. We (2) To compare the impact with different aging due to BTl, the circuits are synthesized, placed, and routed at eight different corners shown in Table II [34] in the flow. (3) The timing, dynamic power, and leakage power of the implemented circuits are measured using the 48 libraries, characterized above, with Synopsys PrimeTime vH-20I3. 06-SP2 [32] . (4) The behaviors of AVS, BTl degradation, and EM degradation are simulated in Matlab [29] . The BTl analytical model is from [25] and calibrated to the data in [27] . For each time step, the circuit power, delay, and the wire degradation due to EM are updated using the two models. When the VDD and �V;h are not exactly the same as the 48 data points in the previous step, we use interpolation to calculate the values.
We conduct the following three experiments.
• Experiment 1.
The goal is to demonstrate the impact of final AVS voltage on EM lifetime.
• Experiment 2. The goal is to quantify the design costs to fix EM in systems with AVS.
• Experiment 3.
The goal is to demonstrate the impact of voltage step size and scheduling due to AVS on EM lifetime.
A. Experiment 1 Results
We study impact on EM lifetime of the final AVS voltage by using the following steps.
•
Step 1. Assume all the circuits have an initial lifetime of lO years at a nominal voltage of 0.90V.
Step 2. For each AVS timestep i, the remaining lifetime is calculated as follows [6] [13].
VDD (I)
Step 3. Update the lifetime after each AVS timestep until all the lifetime is used up. 
B. Experiment 2 Results
To quantify design costs due to fixing EM, we implement two designs AES and DMA, and perform gate-sizing for timing closure in Synopsys lC Compiler before signoff. We then apply EM constraints in an ALF file to the test circuits and use the following steps to fix the violations.
(1)
Step l. Generate initial EM violation report of wires with the EM constraints. (2) Step 2. For each wire segment that has EM violation, use NDRs to fix EM violations. (3) Step 3. Repeat Steps 1 and 2 until EM violations are fixed. (4) Step 4. Re-route and apply gate-sizing to fix the remaining EM violations, if any and then perform timing recovery to fix all setup and hold time violations. 4 Figures 8 and 9 respectively show power and area for the AES and DMA designs across eight implementations in Table II , and for three cases: (i) BTl signoff is not aware of EM, (ii) BTl signoff is EM-aware and uses the traditional Black's Equation model, and (iii) BTl signoff is EM-aware and uses the recent statistical EM model. As demonstrated in Section III, the statistical EM model is optimistic and has almost same power as case (i) for most implementations. EM-awareness decreases power in AES for implementations #1 and #2 due to downsizing of gates and constraining max fanout in the clock network. In DMA, EM awareness increases area per the statistical model because of resistance increase and addition of smaller buffers to fix setup violations. The worst-case area penalty (rv 1.6%) is for implementation #2 of DMA, and the worst-case power penalty (rv6%) is for implementation #6 of AES.
C. Experiment 3 Results
EM lifetime is affected due to voltage scheduling in systems using AVS. We use five different voltage schedules Sl-S5. The initial voltage for all these schedules is 0.90V. Area (",m2) 
2850 2900 2950 3000 3050 3100 3150 3200 3250
Area (",m2) The steps by which each schedule is increased is shown as the tuple (schedule, voltage step): (SI, 8mV), (S2, 1OmV), (S3, 15mV), (S4, 18mV) and (S5, 20mV), The voltage step is made whenever delay is higher than target due to EM degradation. We conduct the experiment as follows.
•
Step 1. Signoff the AES and DMA designs at O.90V with no guardband for EM and assume that AVS will compensate aging due to BTl.
Step 2. Simulate the delay degradation with BTl [25] and EM [21] models. To compensate delay degradation, increase the supply voltage VDD to a higher value in each timestep according to the schedule that is being used.
Step 3. Update remaining lifetime using Equation (1) and repeat Steps 1 and 2 until the entire lifetime is consumed.
Figures 1O(a) and (b) show the EM lifetime for the five schedules for the DMA design. Figures l1(a) and (b) show the EM lifetime for the five schedules for the AES design. Implementation #4 is the baseline with no BTl degradation. We observe that a scheduling with voltage steps of 18mV or 20mV can result in up to 1.5 years of decreased EM lifetime, which indicates that small fluctuations in guardband can result in significant lifetime change due to different voltage scheduling requirements. V. CONCLUSIONS Reliability signoff affects circuit performance, power and lifetime. In this work, we study the joint impact of BTl, AVS and EM on signoff. We use a statistical EM model recently proposed by [21] and apply it to our AVS simulations to study the signoff of both EM and BTL We use two EM models, (i) resistance increase as predicted by the model in [21] in AVS systems, and (ii) the traditional Black's Equation based EM model; fixes are implemented in commercial tool flows, and EM constraints are from a 28nm FDSOI foundry library. The model from [21] is easier to apply in earlier implementation stage by derating the resistance in commercial tools, but it tends to be optimistic in our characterization. Our experimental results indicate that for signal wires, large drivers should be avoided as they suffer from more delay degradation due to EM-induced resistance increase. For PIG mesh, we quantify the impact of resistance increase and conclude that the area-power curve formed by different BTl signoff corners is shifted due to EM. We empirically analyze the cost of fixing EM at signoff with different guard bands against BTL In our studies, this cost is up to 1.6% increase in area and 6% increase in power. Our ongoing work seeks to (i) explore sign off methodologies for other reliability mechanisms at advanced foundry nodes, (ii) improve accuracy of signoff by considering thermal gradient effects, and (iii) develop a learning-based modeling approach to quantify design costs of reliability. 
